






File Edit View Search Terminal Tabs Help
teaching_sim
uvm_source
svtb
uvm_tb
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB> $cd ahb_sramc_uvmtb/verif/
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB> $cd ahb sramc uvmtb/verif/
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g base/uvm_p
uvm_packer.svh uvm_phase.svh uvm_pool.svh uvm_port_base.svh uvm_printer.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g base/uvm_phase.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/
uvm_push_sequencer.svh uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
uvm_seq.svh uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_s
uvm_seq.svh uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequ
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_
uvm_sequence_base.svh uvm_sequence_builtin.svh uvm_sequence_item.svh uvm_sequence_library.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_b
uvm_sequence_base.svh uvm_sequence_builtin.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_base.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_item.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
0:06:49 / 1:47:45
护眼: 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_source
svtb
uvm_tb
verwcj@VM01:~/keller_work/test_ing/SRAMC_U...
uvm_event_callback.svh uvm_pool.svh uvm_resource_specializations.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g base/uvm_p
uvm_packer.svh uvm_phase.svh uvm_pool.svh uvm_port_base.svh uvm_printer.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g base/uvm_phase.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/
uvm_push_sequencer.svh uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
uvm_seq.svh uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_s
uvm_seq.svh uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequ
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence
uvm_sequence_base.svh uvm_sequence_library.svh uvm_sequencer_param_base.svh
uvm_sequence_builtin.svh uvm_sequencer_analysis_fifo.svh uvm_sequencer.svh
uvm_sequence_item.svh uvm_sequencer_base.svh uvm_sequence.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_
uvm_sequence_base.svh uvm_sequence_builtin.svh uvm_sequence_item.svh uvm_sequence_library.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_b
uvm_sequence_base.svh uvm_sequence_builtin.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_base.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $g seq/uvm_sequence_item.svh
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $pwd
/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
0:07:01 / 1:47:45
护眼: 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
svtb
uvm_tb
verwcj@VM01:/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uv...
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent> $cd /qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
base deprecated dpi LICENSE.txt README.txt release-notes.txt src tlm2 uvm_macros.svh uvm.sv vcs
comps directc include macros reg seq tlm1 uvm_ams.sv uvm_pkg.sv uvm_vmm_pkg.sv verdi
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
test
0:07:06 / 1:47:45
verwcj@VM01:/qixin/e...
护眼 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
verwcj@VM01:~/keller_work/test_ing/SRAMC_SVTB/13/verify
verwcj@VM01:~/keller_work/test_ing/SRAMC_SVTB/13/verify
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent> $cd /qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
base deprecated dpi LICENSE.txt README.txt release-notes.txt src tlm2 uvm_macros.svh uvm.sv vcs
comps directc include macros reg seq tlm1 uvm_ams.sv uvm_pkg.sv uvm_vmm_pkg.sv verdi
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $cd /home/verwcj/keller_work/test_ing/SRAMC_SVTB/13/verify
/home/verwcj/keller_work/test_ing/SRAMC_SVTB/13/verify
agent env sim tb tests
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $cd /home/verwcj/keller_work/test_ing/SRAMC_SVTB/13/verify
/home/verwcj/keller_work/test_ing/SRAMC_SVTB/13/verify
agent env sim tb tests
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
0:07:54 / 1:47:45
护眼: 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
verwcj@VM01:~/keller_work/test_ing/SRAMC_SVTB/13/verify
verwcj@VM01:/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uv...
Move Tab Left
Move Tab Right
Set Title...
Close Tab
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $cd /qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1
base deprecated dpi LICENSE.txt README.txt release-notes.txt src tlm2 uvm_macros.svh uvm.sv
comps directc include macros reg seq tlm1 uvm_ams.sv uvm_pkg.sv
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
<verwcj-/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm-1.1> $
0:08:00 / 1:47:45
护眼: 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
drwxr-xr-x 3 verwcj verwcj 4096 Jul 23 16:49 env
-rw-rw-r-- 1 verwcj verwcj 2530 Jul 23 16:54 grep.log
drwxr-xr-x 5 verwcj verwcj 4096 Jul 23 17:18 sim
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $cdd
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb
doc rtl verif
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $ll
total 12
drwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 rtl
drwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 doc
drwxr-xr-x 7 verwcj verwcj 4096 Jul 23 16:54 verif
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $cd rtl/
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $ll
total 0
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $ll
total 0
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
test
uvm_tb



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sr
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../
ahb_sramc_uvmtb/ uvm_tb_gen.log uvm_tb_gen.pl
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../
' demo/ gray_cnt/ my_test/ router/ SRAMC_SVTB/ sramc_uvmtb_unsync/
AFIFO/ full_add/ hi_uvm/ oop/ seq_check/ SRAMC_UVMTB/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/
alu_dv/ questasim_lab/
alu_svtb/ student_ref/
alu_uvmtb/ sva/
asic_sim_syn/ svd/
basic/ sv-design/
cm0_soc/ sv_dpi_labs/
E课网_UVM实战培训_SVV实验_asic_dv_lab01_adder_Incisive.docx svtb/
E课网_UVM实战培训_SVV实验_asic_dv_lab01_adder_QuestaSim.docx svv/
E课网_UVM实战培训_SVV实验_asic_dv_lab01_adder_VCS.docx SystemVerilog/
E课网_VCS基础实验手册.pdf uvm/
linux_gvim/ vcs_lab/
projects/ Verification-Interview/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/
ahb_flashc/ ahb_sramc_uvmtb/ scripts/ uvm_apb_spi/ uvm_sdmem/ uvm_tb_gen.pl
ahb_sramc/ ahb_sramc_uvmtb.tar sdhost/ uvm_eflash/ uvm_spim/ uvm_tb_gen_sync.pl
ahb_sramc_2203/ ahb_sram_svtb/ sramc_1/ uvm_eflash_regression/ uvm_sramc/
ahb_sramc_2203_sync/ docs/ svtb_ahb_sram/ uvm_hdmi_cec/ uvm_sramc_regresssion/
ahb_sramc_2207/ projects_new/ uvm_ahb_nfc/ uvm_sdhost/ uvm_tb_gen.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm
uvm_ahb_nfc/ uvm_eflash_regression/ uvm_sdmem/ uvm_sramc_regresssion/ uvm_tb_gen_sync.pl
uvm_apb_spi/ uvm_hdmi_cec/ uvm_spim/ uvm_tb_gen.log
uvm_eflash/ uvm_sdhost/ uvm_sramc/ uvm_tb_gen.pl
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc
uvm_sramc/ uvm_sramc_regresssion/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/
test
uvm_tb



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
ahb_sramc_uvmtb/ uvm_tb_gen.log uvm_tb_gen.pl
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../
' demo/ gray_cnt/ my_test/ router/ SRAMC_SVTB/ sramc_uvmtb_unsync/
AFIFO/ full_add/ hi_uvm/ oop/ seq_check/ SRAMC_UVMTB/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/
alu_dv/ questasim_lab/
alu_svtb/ student_ref/
alu_uvmtb/ sva/
asic_sim_syn/ svd/
basic/ sv-design/
cm0_soc/ sv_dpi_labs/
E课网_UVM实战培训_SVV实验_asic_dv_lab01_adder_Incisive.docx svtb/
E课网_UVM实战培训_SVV实验_asic_dv_lab01_adder_QuestaSim.docx svv/
E课网_UVM实战培训_SVV实验_asic_dv_lab01_adder_VCS.docx SystemVerilog/
E课网_VCS基础实验手册.pdf uvm/
linux_gvim/ vcs_lab/
projects/ Verification-Interview/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/
ahb_flashc/ ahb_sramc_uvmtb/ scripts/ uvm_apb_spi/ uvm_sdmem/ uvm_tb_gen.pl
ahb_sramc/ ahb_sramc_uvmtb.tar sdhost/ uvm_eflash/ uvm_spim/ uvm_tb_gen_sync.pl
ahb_sramc_2203/ ahb_sram_svtb/ sramc_1/ uvm_eflash_regression/ uvm_sramc/
ahb_sramc_2203_sync/ docs/ svtb_ahb_sram/ uvm_hdmi_cec/ uvm_sramc_regresssion/
ahb_sramc_2207/ projects_new/ uvm_ahb_nfc/ uvm_sdhost/ uvm_tb_gen.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm
uvm_ahb_nfc/ uvm_eflash_regression/ uvm_sdmem/ uvm_sramc_regresssion/ uvm_tb_gen_sync.pl
uvm_apb_spi/ uvm_hdmi_cec/ uvm_spim/ uvm_tb_gen.log
uvm_eflash/ uvm_sdhost/ uvm_sramc/ uvm_tb_gen.pl .
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc
uvm_sramc/ uvm_sramc_regresssion/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/
doc/ rtl/ verif/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
0:09:56 / 1:47:45
护眼: 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
ahb_sramc_2203/ ahb_sram_svtb/ sramc_1/ uvm_eflash_regression/ uvm_sramc/
ahb_sramc_2203_sync/ docs/ svtb_ahb_sram/ uvm_hdmi_cec/ uvm_sramc_regresssion/
ahb_sramc_2207/ projects_new/ uvm_ahb_nfc/ uvm_sdhost/ uvm_tb_gen.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm
uvm_ahb_nfc/ uvm_eflash_regression/ uvm_sdmem/ uvm_sramc_regresssion/ uvm_tb_gen_sync.pl
uvm_apb_spi/ uvm_hdmi_cec/ uvm_spim/ uvm_tb_gen.log
uvm_eflash/ uvm_sdhost/ uvm_sramc/ uvm_tb_gen.pl
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc
uvm_sramc/ uvm_sramc_regresssion/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/
doc/ rtl/ verif/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/* .
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $ll
total 840
drwxrwxr-x 2 verwcj verwcj 4096 Jul 27 20:41 ahb_sramc
-rw-rw-r-- 1 verwcj verwcj 241 Jul 27 20:41 rtl.fl
-rw-rw-r-- 1 verwcj verwcj 241 Jul 27 20:41 rtl.f
-rw-rw-r-- 1 verwcj verwcj 559 Jul 27 20:41 rtl.fl1
drwxrwxr-x 2 verwcj verwcj 4096 Jul 27 20:41 sram_50m_8k_m16
drwxrwxr-x 2 verwcj verwcj 4096 Jul 27 20:41 sram_sp_hse_8kx8
-rw-rw-r-- 1 verwcj verwcj 20 Jul 27 20:41 timescale.v
-rwxrwxr-x 1 verwcj verwcj 830344 Jul 27 20:41 tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
0:10:07 / 1:47:45
护眼: 关
x1.5倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/
ahb_sramc/ rtl.f rtl.fl rtl.fl1 sram_50m_8k_m16/ sram_sp_hse_8kx8/ timescale.v tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cp -rf ../../../../verification/projects/uvm_sramc_regresssion/rtl/* .
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $ll
total 840
drwxrwxr-x 2 verwcj verwcj 4096 Jul 27 20:41 ahb_sramc
-rw-rw-r-- 1 verwcj verwcj 241 Jul 27 20:41 rtl.fl
-rw-rw-r-- 1 verwcj verwcj 241 Jul 27 20:41 rtl.f
-rw-rw-r-- 1 verwcj verwcj 559 Jul 27 20:41 rtl.fl1
drwxrwxr-x 2 verwcj verwcj 4096 Jul 27 20:41 sram_50m_8k_m16
drwxrwxr-x 2 verwcj verwcj 4096 Jul 27 20:41 sram_sp_hse_8kx8
-rw-rw-r-- 1 verwcj verwcj 20 Jul 27 20:41 timescale.v
-rwxrwxr-x 1 verwcj verwcj 830344 Jul 27 20:41 tsmc18.v
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/rtl> $cdd
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb
doc rtl verif
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $ll
total 12
drwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 doc
drwxr-xr-x 7 verwcj verwcj 4096 Jul 23 16:54 verif
drwxr-xr-x 5 verwcj verwcj 4096 Jul 27 20:41 rtl
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
0:10:13 / 1:47:45
护眼: 关
x1.5倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
#!/bin/sh
RTL_PATH=../../rtl
TB_PATH=../../verif
VERB=UVM_MEDIUM
SEED=1
TEST=ahb_sramc_uvmtb_test_base
all: comp run
comp:
vcs -sverilog -ntb_opts uvm -debug_all -timescale=1ns/1ns \
-f ../../rtl/rtl.f \
+incdir+../tb \
+incdir+../agent/ahb \
+incdir+../tests \
+incdir+../tests/seqlib \
+incdir+../env \
../agent/ahb/ahb_pkg.sv \
../agent/ahb/ahb_if.sv \
../env/ahb_sramc_uvmtb_env_pkg.sv \
../tests/ahb_sramc_uvmtb_test_pkg.sv \
../tb/ahb_sramc_uvmtb_tb.sv \
-l comp.log
run:
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
dve:
dve -vpd vcdplus.vpd&
test
teaching_sim
Makefile (~/keller_wor...



tb.f + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM2
File Edit Tools Syntax Buffers Window UVM Verilog Help
+incdir+../tb $
+incdir+../agent/ahb $
+incdir+../tests $
+incdir+../tests/seqlib $
+incdir+../env $
../agent/ahb/ahb_pkg.sv $
../agent/ahb/ahb_if.sv $
../env/ahb_sramc_uvmtb_env_pkg.sv $
../tests/ahb_sramc_uvmtb_test_pkg.sv $
../tb/ahb_sramc_uvmtb_tb.sv $
:set list
10,30 All
0:14:17 / 1:47:45
护眼: 关
x1.5倍速
高清



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
10 all: comp run
11
12 comp:
13 vcs -sverilog -ntb_opts uvm -debug_all -timescale=1ns/1ns \
14 -f ../../rtl/rtl.f \
15 -f tb.f \
16 -l comp.log
17
18 run:
19 ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
20
21 dve:
22 dve -vpd vcdplus.vpd&
23
24 clean:
25 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key
:w
www.coreshinelearning.com userhd7y06
0:14:41 / 1:47:45
x1.5倍速
高清



tb_top.sv (~/keller_work/test_ing/SRAMC_SVTB/13/verify/tb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
1
2 module tb_top;
3
4 bit clk, rstn;
5
6 initial begin
7 clk=0;
8 forever #5 clk=~clk;
9 end
10
11 initial begin
12 rstn=0;
13 #15;
14 rstn=1;
15 end
16
17 ahb_interface ahb_if(clk, rstn);
18
19 sramc_top DUT(
20 //input signals
21 .hclk (clk),
22 .sram_clk (~clk),
23 .hresetn (rstn),
24 .hsel (ahb_if.HSEL[0]),
25 .hwrite (ahb_if.HWRITE),
26 .hready (1'b1),
27 .hsize (ahb_if.HSIZE),
28 .htrans (ahb_if.HTRANS),
29 .hburst (ahb_if.HBURST),
30 .hwdata (ahb_if.HWDATA),
31 .haddr (ahb_if.HADDR),
-- VISUAL --
2,1 Top
0:17:42 / 1:47:45
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tb....
tb_top.sv (~/keller_wo...
护眼: 关
x1.5倍速
高清


ahb_sramc_uvmtb_tb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2
File Edit Tools Syntax Buffers Window UVM Verilog Help
74 .htrans (ahb_if.HTRANS),
75 .hburst (ahb_if.HBURST),
76 .hwdata (ahb_if.HWDATA),
77 .haddr (ahb_if.HADDR),
78
79 .dft_en (1'b0),
80 .bist_en (1'b0),
81
82 //output signals
83 .hready_resp(ahb_if.HREADY_RESP),
84 .hresp (ahb_if.HRESP),
85 .hrdata (ahb_if.HRDATA),
86
87 .bist_done (),
88 .bist_fail ()
89);
90
91 test tb(.ahb_if(ahb_if));
92
93 initial begin
94 $fsdbDumpfile("ahb_top");
95 $fsdbDumpvars();
96 end
97
98 endmodule
99
100
101
102
103
104
"verif/tb/ahb_sramc_uvmtb_tb.sv"
0:17:55 / 1:47:45
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tb....
tb_top.sv (~/keller_wo...
护眼: 关
x1.5倍速
高清


ahb_sramc_uvmtb_tb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2
File Edit Tools Syntax Buffers Window UVM Verilog Help
17 //
18 //==
19
20 `timescale 1ns/1ns
21 module ahb_sramc_uvmtb_tb;
22
23
24 `include "uvm_macros.svh"
25
26 import uvm_pkg::*;
27
28 import ahb_pkg::*;
29 import ahb_sramc_uvmtb_test_pkg::*;
30 import ahb_sramc_uvmtb_env_pkg::*;
31
32 bit clk, rstn;
33
34 initial begin
35 clk=0;
36 forever #5 clk=~clk;
37 end
38
39 initial begin
40 rstn=0;
41 #15;
42 rstn=1;
43 end
44
45 ahb_if m_ahb_if();
46
47 initial
-- INSERT --
43,6
23%
0:18:28 / 1:47:45
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tb....
tb_top.sv (~/keller_wo...
护眼: 关
x1.5倍速
高清


ahb_sramc_uvmtb_tb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2
File Edit Tools Syntax Buffers Window UVM Verilog Help
45 ahb_if m_ahb_if(clk, rstn);
46
47 sramc_top DUT(
48 //input signals
49 .hclk (clk),
50 .sram_clk (~clk),
51 .hresetn (rstn),
52 .hsel (m_ahb_if.HSEL[0]),
53 .hwrite (m_ahb_if.HWRITE),
54 .hready (1'b1),
55 .hsize (m_ahb_if.HSIZE),
56 .htrans (m_ahb_if.HTRANS),
57 .hburst (m_ahb_if.HBURST),
58 .hwdata (m_ahb_if.HWDATA),
59 .haddr (m_ahb_if.HADDR),
60
61 .dft_en (1'b0),
62 .bist_en (1'b0),
63
64 //output signals
65 .hready_resp(ahb_if.HREADY_RESP),
66 .hresp (ahb_if.HRESP),
67 .hrdata (ahb_if.HRDATA),
68
69 .bist_done (),
70 .bist_fail ()
71);
72
73
74
75
55,16-18 58%
0:19:31 / 1:47:45
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tb....
tb_top.sv (~/keller_wo...
护眼: 关
x1.5倍速
高清


ahb_sramc_uvmtb_tb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2
File Edit Tools Syntax Buffers Window UVM Verilog Help
.hresetn (rstn),
.hsel (m_ahb_if.HSEL[0]),
.hwrite (m_ahb_if.HWRITE),
.hready (1'b1),
.hsize (m_ahb_if.HSIZE),
.htrans (m_ahb_if.HTRANS),
.hburst (m_ahb_if.HBURST),
.hwdata (m_ahb_if.HWDATA),
.haddr (m_ahb_if.HADDR),
.dft_en (1'b0),
.bist_en (1'b0),
//output signals
.hready_resp(m_ahb_if.HREADY_RESP),
.hresp (m_ahb_if.HRESP),
.hrdata (m_ahb_if.HRDATA),
.bist_done (),
.bist_fail ()
);
initial
begin
"verif/tb/ahb_sramc_uvmtb_tb.sv" 106L, 1897C written
65,16-18 66%
0:19:41 / 1:47:45
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tb....
tb_top.sv (~/keller_wo...
护眼: 关
x1.5倍速
高清


ahb_sramc_uvmtb_tb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2
le Edit Tools Syntax Buffers Window UVM Verilog Help
72
73 initial
74 begin
75 uvm_config_db #(virtual ahb_if)::set(null, "*", "ahb_vif", m_ahb_if);
76
77 run_test();
78 end
79
80 initial begin
81 $fsdbDumpfile("ahb_top");
82 $fsdbDumpvars();
83 end
84
85
86 endmodule
87
88
www.coreshinelearning.com userid7j06
test
svtb
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tb....
tb_top.sv (~/keller_wo...

File Edit View Search Terminal Tabs Help

teaching_sim | uvm_tb | svtb | uvm source

```
Back to file '../env/ahb_sramc_uvmtb_env_pkg.sv'.
Parsing included file '../env/ahb_sramc_uvmtb_env.sv'.
Back to file '../env/ahb_sramc_uvmtb_env_pkg.sv'.
Parsing design file '../tests/ahb_sramc_uvmtb_test_pkg.sv'
Parsing included file '/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm/uvm_macros.svh'.
Back to file '../tests/ahb_sramc_uvmtb_test_pkg.sv'.
Parsing included file '../tests/ahb_sramc_uvmtb_test_base.sv'.
Back to file '../tests/ahb_sramc_uvmtb_test_pkg.sv'.
Parsing design file '../tb/ahb_sramc_uvmtb_tb.sv'
Parsing included file '/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm/uvm_macros.svh'.
Back to file '../tb/ahb_sramc_uvmtb_tb.sv'.
Parsing library file '../../rtl/tsmc18.v'
Parsing library directory file '../../rtl/sram_sp_hse_8kx8/sram_sp_hse_8kx8.v'
Top Level Modules:
       uvm_custom_install_recording
       ahb_sramc_uvmtb_tb
TimeScale is 1 ns / 1 ps

Error-[UST] Undefined System Task Call
../tb/ahb_sramc_uvmtb_tb.sv, 81
  Undefined System Task call to '$fsdbDumpfile'.




Error-[UST] Undefined System Task Call
../tb/ahb_sramc_uvmtb_tb.sv, 82
  Undefined System Task call to '$fsdbDumpvars'.



1 warning
2 errors
CPU time: 2.307 seconds to compile
make: *** [comp] Error 255
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/a
```


www.coreshinelearning.com userhd7y05


ahb_sramc_uvmtb_tb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2


test | teaching_sim | Makefile (~/keller_wor... | ahb_sramc_uvmtb_tb....



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
4 RTL_PATH=../../rtl
5 TB_PATH=../../verif
6 VERB=UVM_MEDIUM
7 SEED=1
8 TEST=ahb_sramc_uvmtb_test_base
9
10 all: comp run
11
12 comp:
13 vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
14 -f ../../rtl/rtl.f \
15 +incdir+../tb \
16 +incdir+../agent/ahb \
17 +incdir+../tests \
18 +incdir+../tests/seqlib \
19 +incdir+../env \
20 ../agent/ahb/ahb_pkg.sv \
21 ../agent/ahb/ahb_if.sv \
22 ../env/ahb_sramc_uvmtb_env_pkg.sv \
23 ../tests/ahb_sramc_uvmtb_test_pkg.sv \
24 ../tb/ahb_sramc_uvmtb_tb.sv \
25 -l comp.log
26
27 run:
28 ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
29
30 dve:
31 dve -vpd vcdplus.vpd&
32
33 clean:
34 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key
"Makefile" 34L, 697C written
13,46-47 Bot
test
teaching_sim
Makefile (~/keller_wor..
ahb_sramc_uvmtb_tb....



ahb_seq_item.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
7 //
8 // Author : Name :
9 // Email :
10 // Dept : RD
11 //
12 // Version : v1
13 //==========
14 // Description:
15 //
16 // Sequence item for ahb_sequencer
17 //
18 //==========
19
20 `ifndef AHB_SEQ_ITEM_SV
21 `define AHB_SEQ_ITEM_SV
22
23 //ahb_trans_define.sv
24 typedef enum logic [1:0] { IDLE = 2'b00,
25 BUSY = 2'b01,
26 NONSEQ = 2'b10,
27 SEQ = 2'b11
28 } ahb_trans_type_e;
29
30 typedef enum logic [0:0] { READ = 1'b0,
31 WRITE = 1'b1
32 } ahb_op_type_e;
33
34 typedef enum logic [2:0] { BEAT_BYTE1 = 3'b000,
35 BEAT_BYTE2 = 3'b001,
36 BEAT_BYTE4 = 3'b010,
37 BEAT_BYTE8 = 3'b011,
"agent/ahb/ahb_seq_item.sv" 76L, 2352C written
23,21 13%
test
svtb
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
ahb_seq_item.sv (~/k...
ahb_trans.sv (~/keller...



ahb_trans.sv (~/keller_work/test_ing/SRAMC_SVTB/13/verify/agent/ahb_agent) - GVIM4
File Edit Tools Syntax Buffers Window UVM Verilog Help
INCR4 = 3'b011,
WRAP8 = 3'b100,
INCR8 = 3'b101,
WRAP16 = 3'b110,
INCR16 = 3'b111
} ahb_burst_type_e;
typedef enum logic [1:0] { OKAY = 2'b00,
ERROR = 2'b01,
RETRY = 2'b10,
SPLIT = 2'b11
} ahb_rsp_type_e;
class ahb_trans#(int HADDR_WIDTH=32, int HXDATA_WIDTH=32);
rand logic [HADDR_WIDTH-1:0] haddr;
rand ahb_trans_type_e trans;
rand ahb_op_type_e op;
rand ahb_beat_size_e size;
rand ahb_burst_type_e burst;
ahb_rsp_type_e resp[$];
logic [HADDR_WIDTH-1:0] beats_addr[$];
//---
// the size of hxdata is allso include the burst length
//---
rand logic [HXDATA_WIDTH-1:0] hxdata[$];
//---
// is defined for store beat data for one burst trans
-- VISUAL --
38,1 16%
test
svtb
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
ahb_seq_item.sv + (~/...
ahb_trans.sv (~/keller...


ahb_seq_item.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
155 constraint size_c {
156 2**size*8 <= HXDATA_WIDTH;
157 }
158
159 constraint busy_cycle_c {
160 busy_cycle.size == (hxdata.size() - 1);//-2
161 foreach(busy_cycle[i]) {
162 busy_cycle[i] dist {0:=70, [1:10]:/25};
163 }
164 }
165
166 extern function void post_randomize();
167
168 endclass:ahb_trans
169
170
171
172 function void ahb_trans::post_randomize();
173 case(burst)
174 SINGLE:;
175 INCR,
176 INCR4,
177 INCR8,
178 INCR16: begin
179 for(int i=0; i<hxdata.size(); i++) begin
180 beats_addr.push_back(haddr+2**size*i);//size is HSIZE
181 end
182 end
183 WRAP4,
184 WRAP8,
185 WRAP16: begin
166,3 84%
0:27:23 / 1:47:45
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
ahb_seq_item.sv + (~/...
ahb_trans.sv (~/keller...
护眼: 关
x1.5倍速
高清


ahb_seq_item.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
53
54 typedef enum logic [1:0] { OKAY = 2'b00,
55 ERROR = 2'b01,
56 RETRY = 2'b10,
57 SPLIT = 2'b11
58 } ahb_rsp_type_e;
59
60
61 class ahb_seq_item#(int HADDR_WIDTH=32, int HXDATA_WIDTH=32) extends uvm_sequence_item;
62
63 `uvm_object_utils(ahb_seq_item)
64
65
66 extern function new(string name = "ahb_seq_item");
67 endclass : ahb_seq_item
68
69
70 function ahb_seq_item::new(string name = "ahb_seq_item");
71 super.new(name);
72 endfunction : new
73
74
75 rand logic [HADDR_WIDTH-1:0] haddr;
76 rand ahb_trans_type_e trans;
77 rand ahb_op_type_e op;
78 rand ahb_beat_size_e size;
79 rand ahb_burst_type_e burst;
80 ahb_rsp_type_e resp[$];
81
82 logic [HADDR_WIDTH-1:0] beats_addr[$];
83
74,0-1 30%
0:28:11 / 1:47:45
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
ahb_seq_item.sv + (~/...
ahb_trans.sv (~/keller...
护眼: 关
x1.5倍速
高清


ahb_seq_item.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
87 // | NONSEQ | BUSY | SEQ | BUSY | BUSY | SEQ | SEQ |
88 // -+--------+--------+--------+--------+--------+--------+--------+
89 //
90 //--
91 rand int busy_cycle[$];
92
93 `uvm_object_utils(ahb_seq_item)
94
95
96
97 constraint addr_c {
98   if(size==BEAT_BYTE2) haddr[0:0] == 1'b0;
99   else if(size==BEAT_BYTE4) haddr[1:0] == 2'b00;
100 else if(size==BEAT_BYTE8) haddr[2:0] == 3'b000;
101 else if(size==BEAT_BYTE16) haddr[3:0] == 4'b0000;
102 else if(size==BEAT_BYTE32) haddr[4:0] == 5'b00000;
103 else if(size==BEAT_BYTE64) haddr[5:0] == 6'b000000;
104 else if(size==BEAT_BYTE128) haddr[6:0] == 7'b0000000;
105
106 haddr < 2**16;//64KB, haddr[31:16] == 16'h0000;
107
108 solve size before haddr;//intend to size p
109
110 }
111
112 constraint trans_c {
113   trans inside {IDLE, NONSEQ};
114 };
115
116 constraint burst_c {
117   if(burst==SINGLE) hxdata.size() == 1;
87,3 46%
0:29:03 / 1:47:45
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
ahb_seq_item.sv + (~/...
ahb_trans.sv (~/keller...
护眼: 关
x1.5倍速
高清


ahb_seq_item.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
135
136 constraint busy_cycle_c {
137 busy_cycle.size == (hxdata.size() - 1);//-2
138 foreach(busy_cycle[i]) {
139 busy_cycle[i] dist {0:=70, [1:10]:/25};
140 }
141 }
142
143
144 extern function new(string name = "ahb_seq_item");
145 extern function void post_randomize();
146 endclass : ahb_seq_item
147
148
149 function ahb_seq_item::new(string name = "ahb_seq_item");
150 super.new(name);
151 endfunction : new
152
153
154
155 .
156
157
158
159
160 function void ahb_trans::post_randomize();
161 case(burst)
162 SINGLE:;
163 INCR,
164 INCR4,
165 INCR8,
145,3 78%
www.coreshinelearning.com usernd7y
0:29:32 / 1:47:45
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
ahb_seq_item.sv + (~/...
ahb_trans.sv (~/keller...
护眼: 关
x1.5倍速
高清


ahb_seq_item.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
132 constraint size_c {
133 2**size*8 <= HXDATA_WIDTH;
134 }
135
136 constraint busy_cycle_c {
137 busy_cycle.size == (hxdata.size() - 1);//-2
138 foreach(busy_cycle[i]) {
139 busy_cycle[i] dist {0:=70, [1:10]:/25};
140 }
141 }
142
143
144 extern function new(string name = "ahb_seq_item");
145 extern function void post_randomize();
146 endclass : ahb_seq_item
147
148 function ahb_seq_item::new(string name = "ahb_seq_item");
149 super.new(name);
150 endfunction : new
151
152 function void ahb_seq_item::post_randomize();
153 case(burst)
154 SINGLE:;
155 INCR,
156 INCR4,
157 INCR8,
158 INCR16: begin
159 for(int i=0; i<hxdata.size(); i++) begin
160 beats_addr.push_back(haddr+2**size*i);//size is HSIZE
161 end
162 end
www.coreshinelearning.com userhd7j06
162,13 80%
0:30:05 / 1:47:15
ahb_seq_item.sv + (~/...
ahb_trans.sv (~/keller...
x1.5倍速

File Edit View Search Terminal Tabs Help

teaching_sim | uvm_tb | svtb | uvm source

```
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $g verif/tb/ahb_sramc_uvmtb_tb.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $cd verif/
agent/    env/      grep.log  sim/      tb/       tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb> $cd verif/
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif
agent  env  grep.log  sim  tb  tests
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $ll
total 24
drwxr-xr-x 3 verwcj verwcj 4096 Jul 23 16:49 agent
drwxr-xr-x 3 verwcj verwcj 4096 Jul 23 16:49 tests
drwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 tb
drwxr-xr-x 3 verwcj verwcj 4096 Jul 23 16:49 env
-rw-rw-r-- 1 verwcj verwcj 2530 Jul 23 16:54 grep.log
drwxr-xr-x 5 verwcj verwcj 4096 Jul 27 20:54 sim
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/
ahb_agent_config.sv  ahb_driver.sv        ahb_monitor.sv       ahb_seq_item.sv      ahb_sequencer.sv
ahb_agent.sv         ahb_if.sv            ahb_pkg.sv           ahb_seq.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/ahb_if.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/ahb_seq_item.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/
ahb_agent_config.sv  ahb_driver.sv        ahb_monitor.sv       ahb_seq_item.sv      ahb_sequencer.sv
ahb_agent.sv         ahb_if.sv            ahb_pkg.sv           ahb_seq.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/ahb_driver.sv
```

www.corestinelearning.com userid7/

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
57    begin
58      seq_item_port.get_next_item(req);
59        `uvm_info(get_type_name(), {"req item\n",req.sprint}, UVM_HIGH)
60      do_drive(req);
61      seq_item_port.item_done();
62      # 10ns;
63    end
64  endtask : main_phase
65
66
67  task ahb_driver::do_drive(ahb_seq_item req);
68
69  endtask : do_drive
70
71
72
73
74
75
76
77
78  class ahb_master_driver;
79
80    virtual ahb_interface vif;//shengming
81
82    semaphore addr_phase_sem;
83    semaphore data_phase_sem;
84
85    mailbox #(ahb_trans#(32,32)) gen2drv;
86    mailbox #(ahb_trans#(32,32)) drv2gen;
87    ahb_trans#(32,32) pending_trans[$];
```

www.coreshinelearning.com userhd7y06

71,0-1 16%

test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv + (~/kel... | ahb_master_driver.sv (...

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
22
23 class ahb_driver extends uvm_driver #(ahb_seq_item);
24
25  `uvm_component_utils(ahb_driver)
26
27  virtual interface  ahb_if vif;
28
29
30  semaphore addr_phase_sem;
31  semaphore data_phase_sem;
32
33  mailbox #(ahb_trans#(32,32)) gen2drv;
34  mailbox #(ahb_trans#(32,32)) drv2gen;
35  ahb_trans#(32,32) pending_trans[$];
36  ahb_trans#(32,32) pending_split_ahb_trans[$];
37
38  ahb_trans#(32,32) finished_trans[$];
39  ahb_trans#(32,32) finished_split_ahb_beats[$];
40
41  function  new(virtual ahb_interface vif);
42    this.vif = vif;
43    addr_phase_sem = new(1);
44    data_phase_sem = new(1);
45  endfunction
46
47  extern  virtual task  reset();
48  extern  virtual task  ahb_master_driver_one_trans();
49  extern  virtual task  run();
50  extern  virtual task  get_req();
51  extern  virtual task  split_ahb_trans();
52  extern  virtual task  merge_finished_trans();
```

29,0-1 5%

test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv + (~/kel... | ahb_master_driver.sv (...

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
49   extern  virtual task  split_ahb_trans();
50   extern  virtual task  merge_finished_trans();
51   extern  virtual task  send_rsp();
52
53   extern function new(string name, uvm_component parent);
54   extern virtual function void build_phase (uvm_phase phase);
55   extern virtual function void connect_phase(uvm_phase phase);
56   extern task main_phase(uvm_phase phase);
57   extern task do_drive(ahb_seq_item req);
58 endclass : ahb_driver
59
60
61 function ahb_driver::new(string name, uvm_component parent);
62   super.new(name, parent);
63   addr_phase_sem = new(1);
64   data_phase_sem = new(1);
65 endfunction : new
66
67
68 function void ahb_driver::build_phase(uvm_phase phase);
69 endfunction : build_phase
70
71
72 function void ahb_driver::connect_phase(uvm_phase phase);
73   super.connect_phase(phase);
74   if (!uvm_config_db #(virtual ahb_if)::get(this, "", "ahb_vif", vif))
75     `uvm_error("NOVIF",{"virtual interface must be set for: ",get_full_name(),".vif"})
76 endfunction : connect_phase
77
78
79 task ahb_driver::main_phase(uvm_phase phase);
:wl
```

test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv + (~/kel... | ahb_master_driver.sv (...

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
31
32    mailbox #(ahb_trans#(32,32)) gen2drv;
33    mailbox #(ahb_trans#(32,32)) drv2gen;
34    ahb_trans#(32,32) pending_trans[$];
35    ahb_trans#(32,32) pending_split_ahb_trans[$];
36
37    ahb_trans#(32,32) finished_trans[$];
38    ahb_trans#(32,32) finished_split_ahb_beats[$];
39
40
41
42    extern  virtual task  reset();
43    extern  virtual task  ahb_master_driver_one_trans();
44    extern  virtual task  run();
45    extern  virtual task  get_req();
46    extern  virtual task  split_ahb_trans();
47    extern  virtual task  merge_finished_trans();
48    extern  virtual task  send_rsp();
49
50    extern function new(string name, uvm_component parent);
51    extern virtual function void build_phase (uvm_phase phase);
52    extern virtual function void connect_phase(uvm_phase phase);
53    extern task main_phase(uvm_phase phase);
54    extern task do_drive(ahb_seq_item req);
55  endclass : ahb_driver
56
57
58  function ahb_driver::new(string name, uvm_component parent);
59    super.new(name, parent);
60    addr_phase_sem = new(1);
61    data_phase_sem = new(1);
```

3 fewer lines

40,0-1 9%

test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv + (~/kel... | ahb_master_driver.sv (...

```
File  Edit  Tools  Syntax  Buffers  Window  UVM  Verilog  Help
```

```
25   `uvm_component_utils(ahb_driver)
26
27   virtual interface  ahb_if vif;
28
29   semaphore addr_phase_sem;
30   semaphore data_phase_sem;
31
32   mailbox #(ahb_trans#(32,32)) gen2drv;
33   mailbox #(ahb_trans#(32,32)) drv2gen;
34   ahb_trans#(32,32) pending_trans[$];
35   ahb_trans#(32,32) pending_split_ahb_trans[$];
36
37   ahb_trans#(32,32) finished_trans[$];
38   ahb_trans#(32,32) finished_split_ahb_beats[$];
39
40   extern  virtual task  reset_phase();
41   extern  virtual task  ahb_master_driver_one_trans();
42   extern  virtual task  run();
43   extern  virtual task  get_req();
44   extern  virtual task  split_ahb_trans();
45   extern  virtual task  merge_finished_trans();
46   extern  virtual task  send_rsp();
47
48   extern function new(string name, uvm_component parent);
49   extern virtual function void build_phase (uvm_phase phase);
50   extern virtual function void connect_phase(uvm_phase phase);
51   extern task main_phase(uvm_phase phase);
52   extern task do_drive(ahb_seq_item req);
53 endclass : ahb_driver
54
55
```

```
"agent/ahb/ahb_driver.sv" 356L, 11779C written
                                                                    40,37         7%
```

```
test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv (~/kelle... | ahb_master_driver.sv (...
```

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
25   `uvm_component_utils(ahb_driver)
26
27   virtual interface  ahb_if vif;
28
29   semaphore addr_phase_sem;
30   semaphore data_phase_sem;
31
32   mailbox #(ahb_trans#(32,32)) gen2drv;
33   mailbox #(ahb_trans#(32,32)) drv2gen;
34   ahb_trans#(32,32) pending_trans[$];
35   ahb_trans#(32,32) pending_split_ahb_trans[$];
36
37   ahb_trans#(32,32) finished_trans[$];
38   ahb_trans#(32,32) finished_split_ahb_beats[$];
39
40   extern  virtual task  reset_phase(uvm_phase phase);
41   extern  virtual task  ahb_master_driver_one_trans();
42   extern  virtual task  run();
43   extern  virtual task  get_req();
44   extern  virtual task  split_ahb_trans();
45   extern  virtual task  merge_finished_trans();
46   extern  virtual task  send_rsp();
47
48   extern function new(string name, uvm_component parent);
49   extern virtual function void build_phase (uvm_phase phase);
50   extern virtual function void connect_phase(uvm_phase phase);
51   extern task main_phase(uvm_phase phase);
52   extern task do_drive(ahb_seq_item req);
53 endclass : ahb_driver
54
55
```

"agent/ahb/ahb_driver.sv" 356L, 11794C written

40,32 7%

0:37:08 / 1:47:45 护眼: 关 x1.5倍速 | 高清

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
81      do_drive(req);
82      seq_item_port.item_done();
83      # 10ns;
84    end
85  endtask : main_phase
86
87
88  task ahb_driver::do_drive(ahb_seq_item req);
89
90  endtask : do_drive
91
92  class ahb_master_driver;
93
94  endclass
95
96    task  ahb_master_driver::reset_phase();
97      vif.HSEL   <= 16'h0000;
98      vif.HADDR  <= 32'h0000_0000;
99      vif.HTRANS <= IDLE;
100     vif.HSIZE  <= BEAT_BYTE1;
101     vif.HBURST <= SINGLE;
102     vif.HWRITE <= READ;
103     vif.HWDATA <= 32'h0000_0000;
104   endtask : reset_phase
105
106   task  ahb_master_driver::ahb_master_driver_one_trans();
107     ahb_trans #(32,32)  temp_trans;
108
109     forever begin
110       while(pending_split_ahb_trans.size() <= 0) begin
111         @(vif.ahb_master_cb);
```

104,23 24%

0:37:17 / 1:47:45 [Makefile (~/keller_wo... ahb_sramc_uvmtb_tb.... [ahb_seq_item.sv (~/k... ahb_driver.sv + (~/kel... 护眼: 关 x1.5倍速 高清

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
 84   end
 85 endtask : main_phase
 86
 87
 88 task ahb_driver::do_drive(ahb_seq_item req);
 89
 90 endtask : do_drive
 91
 92 class ahb_master_driver;
 93
 94 endclass
 95
 96   task  ahb_master_driver::reset_phase();
 97     phase.raise_objection(this);
 98     vif.HSEL   <= 16'h0000;
 99     vif.HADDR  <= 32'h0000_0000;
100     vif.HTRANS <= IDLE;
101     vif.HSIZE  <= BEAT_BYTE1;
102     vif.HBURST <= SINGLE;
103     vif.HWRITE <= READ;
104     vif.HWDATA <= 32'h0000_0000;
105     phase.drop_objection(this);
106   endtask : reset_phase
107
108   task  ahb_master_driver::ahb_master_driver_one_trans();
109     ahb_trans #(32,32)  temp_trans;
110
111     forever begin
112       while(pending_split_ahb_trans.size() <= 0) begin
113         @(vif.ahb_master_cb);
114       end
"agent/ahb/ahb_driver.sv" 357L, 11854C written
                                                          105,14        25%
```

0:38:00 / 1:47:45 [Makefile (~/keller_wo... ahb_sramc_uvmtb_tb.... [ahb_seq_item.sv (~/k... ahb_driver.sv (~/kelle... 护眼: 关 x1.5倍速 高清


File Edit Tools Syntax Buffers Window UVM Verilog Help

```
87
88 task ahb_driver::do_drive(ahb_seq_item req);
89
90 endtask : do_drive
91
92 class ahb_master_driver;
93
94 endclass
95
96   task  ahb_master_driver::reset_phase();
97     phase.raise_objection(this);
98     wait(vif.HRESET_n == 0);
99     vif.HSEL   <= 16'h0000;
100    vif.HADDR  <= 32'h0000_0000;
101    vif.HTRANS <= IDLE;
102    vif.HSIZE  <= BEAT_BYTE1;
103    vif.HBURST <= SINGLE;
104    vif.HWRITE <= READ;
105    vif.HWDATA <= 32'h0000_0000;
106    phase.drop_objection(this);
107  endtask : reset_phase
108
109  task  ahb_master_driver::ahb_master_driver_one_trans();
110    ahb_trans #(32,32)  temp_trans;
111
112    forever begin
113      while(pending_split_ahb_trans.size() <= 0) begin
114        @(vif.ahb_master_cb);
115      end
116      temp_trans = pending_split_ahb_trans.pop_front();
117
```

www.coreshinelearning.com userhd7j06

98,5 26%

test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv (~/kelle... | ahb_master_driver.sv (...


File Edit Tools Syntax Buffers Window UVM Verilog Help
// Driver for ahb
//
//==========
`ifndef AHB_DRIVER_SV
`define AHB_DRIVER_SV
class ahb_driver extends uvm_driver #(ahb_seq_item);
`uvm_component_utils(ahb_driver)
virtual interface ahb_if vif;
semaphore addr_phase_sem;
semaphore data_phase_sem;
//mailbox #(ahb_trans#(32,32)) gen2drv;
//mailbox #(ahb_trans#(32,32)) drv2gen;
ahb_trans#(32,32) pending_trans[$];
ahb_trans#(32,32) pending_split_ahb_trans[$];
ahb_trans#(32,32) finished_trans[$];
ahb_trans#(32,32) finished_split_ahb_beats[$];
extern virtual task reset_phase(uvm_phase phase);
extern virtual task ahb_master_driver_one_trans();
extern virtual task run();
extern virtual task get_req();
extern virtual task split_ahb_trans();
extern virtual task merge_finished_trans();
extern virtual task send_rsp();
"agent/ahb/ahb_driver.sv" 358L, 11887C written
32,3 4%
0:39:46 / 1:47:45
[Makefile (~/keller_wo...
ahb_sramc_uvmtb_tb....
[ahb_seq_item.sv (~/k...
ahb_driver.sv (~/kelle...
护眼: 关
x1.5倍速
高清

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
160         fork
161           get_req();
162           split_ahb_trans();
163           ahb_master_driver_one_trans();
164           ahb_master_driver_one_trans();
165           merge_finished_trans();
166           send_rsp();
167         join
168       end
169     join_none
170   endtask
171
172   task  ahb_master_driver::get_req();
173     ahb_trans #(32,32)  temp_trans;
174     forever begin
175       gen2drv.get(temp_trans);
176       seq_item_port.get_next_item(temp_trans);
177       $display("[AHB_MST_DRV] AHB master driver get one ahb trans:");
178       temp_trans.print();
179       pending_trans.push_back(temp_trans);
180     end
181   endtask
182
183   task  ahb_master_driver::split_ahb_trans();
184     ahb_trans #(32,32)  temp_trans01;
185     ahb_trans #(32,32)  temp_trans02;
186     forever begin
187       if(pending_trans.size() > 0) begin
188         temp_trans01 = pending_trans.pop_front();
189         if(temp_trans01.trans == IDLE) begin
190           temp_trans01.beat_hxdata = temp_trans01.hxdata[0];
```

"agent/ahb/ahb_driver.sv" 358L, 11939C written

176,44 48%

www.coremnelearning.com.usernd7705

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
160         fork
161           get_req();
162           split_ahb_trans();
163           ahb_master_driver_one_trans();
164           ahb_master_driver_one_trans();
165           merge_finished_trans();
166           send_rsp();
167         join
168       end
169     join_none
170   endtask
171
172   task  ahb_master_driver::get_req();
173     ahb_trans #(32,32)  temp_trans;
174     forever begin
175       //gen2drv.get(temp_trans);
176       seq_item_port.get_next_item(temp_trans);
177       $display("[AHB_MST_DRV] AHB master driver get one ahb trans:");
178       temp_trans.print();
179       pending_trans.push_back(temp_trans);
180     end
181   endtask
182
183   task  ahb_master_driver::split_ahb_trans();
184     ahb_trans #(32,32)  temp_trans01;
185     ahb_trans #(32,32)  temp_trans02;
186     forever begin
187       if(pending_trans.size() > 0) begin
188         temp_trans01 = pending_trans.pop_front();
189         if(temp_trans01.trans == IDLE) begin
190           temp_trans01.beat_hxdata = temp_trans01.hxdata[0];
```

/\<gen2drv\>

175,9 48%

0:41:28 / 1:47:45 护眼: 关 x1.5倍速 高清

```
File  Edit  Tools  Syntax  Buffers  Window  UVM  Verilog  Help
```

```
313         end
314       end
315     end else begin//finished_split_ahb_beats.size()<0
316       @(vif.ahb_master_cb);
317     end
318   end
319
320 endtask : merge_finished_trans
321
322
323 //task  ahb_master_driver::send_rsp();
324 //  ahb_trans #(32,32)  temp_trans;
325 //  forever begin
326 //    if(finished_trans.size() > 0) begin
327 //      temp_trans = finished_trans.pop_front();
328 //      drv2gen.put(temp_trans);
329 //      $display("[AHB_MST_DRV] @%0t: AHB master driver send one rsp.", $time);
330 //    end else begin
331 //      @(vif.ahb_master_cb);
332 //    end
333 //  end
334 //endtask : send_rsp
335
336
337
338
339
340
341
342
343
```

www.coreshinelearning.com userhd7y06

```
323,3         95%
```

```
test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv + (~/kel... | ahb_master_driver.sv (...
```

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
30   semaphore data_phase_sem;
31   //mailbox #(ahb_trans#(32,32)) gen2drv;
32   //mailbox #(ahb_trans#(32,32)) drv2gen;
33   ahb_trans#(32,32) pending_trans[$];
34   ahb_trans#(32,32) pending_split_ahb_trans[$];
35
36   ahb_trans#(32,32) finished_trans[$];
37   ahb_trans#(32,32) finished_split_ahb_beats[$];
38
39   extern  virtual task  reset_phase(uvm_phase phase);
40   extern  virtual task  ahb_master_driver_one_trans();
41   extern  virtual task  run();
42   extern  virtual task  get_req();
43   extern  virtual task  split_ahb_trans();
44   extern  virtual task  merge_finished_trans();
45   //extern  virtual task  send_rsp();
46
47   extern function new(string name, uvm_component parent);
48   extern virtual function void build_phase (uvm_phase phase);
49   extern virtual function void connect_phase(uvm_phase phase);
50   extern task main_phase(uvm_phase phase);
51   extern task do_drive(ahb_seq_item req);
52 endclass : ahb_driver
53
54
55 function ahb_driver::new(string name, uvm_component parent);
56   super.new(name, parent);
57   addr_phase_sem = new(1);
58   data_phase_sem = new(1);
59 endfunction : new
60
```

/\<send_rsp\>

www.coreshinelearning.com userhd7y06

45,27 8%

test | svtb | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | [ahb_seq_item.sv (~/k... | ahb_driver.sv (~/kelle... | ahb_master_driver.sv (...

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
155     fork
156       begin
157         $display("[AHB_MST_DRV] ahb_master_driver run starting ...");
158         @(posedge vif.HRESET_n);
159         @(vif.ahb_master_cb);
160         fork
161           get_req();
162           split_ahb_trans();
163           ahb_master_driver_one_trans();
164           ahb_master_driver_one_trans();
165           merge_finished_trans();
166           //send_rsp();
167         join
168       end
169     join_none
170   endtask
171
172   task  ahb_master_driver::get_req();
173     ahb_trans #(32,32)  temp_trans;
174     forever begin
175       //gen2drv.get(temp_trans);
176       seq_item_port.get_next_item(temp_trans);
177       $display("[AHB_MST_DRV] AHB master driver get one ahb trans:");
178       temp_trans.print();
179       pending_trans.push_back(temp_trans);
180       seq_item_port.item_done();
181     end
182   endtask
183
184   task  ahb_master_driver::split_ahb_trans();
185     ahb_trans #(32,32)  temp_trans01;
```

180,6 46%

0:43:48 / 1:47:45 svtb [Makefile (~/keller_wo... ahb_sramc_uvmtb_tb.... [ahb_seq_item.sv (~/k... ahb_driver.sv + (~/kel... ahb_master_driver.sv (... 护眼: 关 x1.5倍速 高清

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
66 function void ahb_driver::connect_phase(uvm_phase phase);
67   super.connect_phase(phase);
68   if (!uvm_config_db #(virtual ahb_if)::get(this, "", "ahb_vif", vif))
69     `uvm_error("NOVIF",{"virtual interface must be set for: ",get_full_name(),".vif"})
70 endfunction : connect_phase
71
72
73 task ahb_driver::main_phase(uvm_phase phase);
74   `uvm_info(get_full_name(), "main_phase run starting ...", UVM_HIGH)
75   @(posedge vif.HRESET_n);
76   @(vif.ahb_master_cb);
77   fork
78     get_req();
79     split_ahb_trans();
80     ahb_master_driver_one_trans();
81     ahb_master_driver_one_trans();
82     merge_finished_trans();
83     //send_rsp();
84   join
85 endtask : main_phase
86
87
88 task ahb_driver::do_drive(ahb_seq_item req);
89
90 endtask : do_drive
91
92 class ahb_master_driver;
93
94 endclass
95
96   task  ahb_master_driver::reset_phase();
"agent/ahb/ahb_driver.sv" 346L, 11650C written
                                                                77,6          20%
```

0:48:40 / 1:47:45 [Makefile (~/keller_wo... ahb_sramc_uvmtb_tb.... [ahb_seq_item.sv (~/k... ahb_driver.sv (~/kelle... 护眼: 关 x2倍速 高清

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
41   extern  virtual task  get_req();
42   extern  virtual task  split_ahb_trans();
43   extern  virtual task  merge_finished_trans();
44   //extern  virtual task  send_rsp();
45
46   extern function new(string name, uvm_component parent);
47   extern virtual function void build_phase (uvm_phase phase);
48   extern virtual function void connect_phase(uvm_phase phase);
49   extern task main_phase(uvm_phase phase);
50 endclass : ahb_driver
51
52
53 function ahb_driver::new(string name, uvm_component parent);
54   super.new(name, parent);
55   addr_phase_sem = new(1);
56   data_phase_sem = new(1);
57 endfunction : new
58
59
60 function void ahb_driver::build_phase(uvm_phase phase);
61 endfunction : build_phase
62
63
64 function void ahb_driver::connect_phase(uvm_phase phase);
65   super.connect_phase(phase);
66   if (!uvm_config_db #(virtual ahb_if)::get(this, "", "ahb_vif", vif))
67     `uvm_error("NOVIF",{"virtual interface must be set for: ",get_full_name(),".vif"})
68 endfunction : connect_phase
69
70
71 task ahb_driver::main_phase(uvm_phase phase);
```

www.coreshineLearning.com userhd7y06

50,1 13%

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
12 // Version  : v1
13 //=============================================================================
14 // Description:
15 //
16 // Driver for ahb
17 //
18 //=============================================================================
19
20 `ifndef AHB_DRIVER_SV
21 `define AHB_DRIVER_SV
22
23 class ahb_driver extends uvm_driver #(ahb_seq_item);
24
25   `uvm_component_utils(ahb_driver)
26
27   virtual interface  ahb_if vif;
28
29   semaphore addr_phase_sem;
30   semaphore data_phase_sem;
31   //mailbox #(ahb_seq_item#(32,32)) gen2drv;
32   //mailbox #(ahb_seq_item#(32,32)) drv2gen;
33   ahb_seq_item#(32,32) pending_trans[$];
34   ahb_seq_item#(32,32) pending_split_ahb_trans[$];
35
36   ahb_seq_item#(32,32) finished_trans[$];
37   ahb_seq_item#(32,32) finished_split_ahb_beats[$];
38
39   extern  virtual task  reset_phase(uvm_phase phase);
40   extern  virtual task  ahb_master_driver_one_trans();
41   extern  virtual task  get_req();
42   extern  virtual task  split_ahb_trans();
:
```


test | teaching_sim | [Makefile (~/keller_wo... | ahb_sramc_uvmtb_tb.... | ahb_seq_item.sv (~/k... | ahb_driver.sv + (~/kel... | ahb_master_driver.sv (...


File Edit Tools Syntax Buffers Window UVM Verilog Help


```
67
68 task ahb_driver::main_phase(uvm_phase phase);
69   `uvm_info(get_full_name(), "main_phase run starting ...", UVM_HIGH)
70   @(posedge vif.HRESET_n);
71   @(vif.ahb_master_cb);
72   fork
73     get_req();
74     split_ahb_trans();
75     ahb_master_driver_one_trans();
76     ahb_master_driver_one_trans();
77     merge_finished_trans();
78     //send_rsp();
79   join
80 endtask : main_phase
81
82   task  ahb_driver::reset_phase(uvm_phase phase);
83     phase.raise_objection(this);
84     wait(vif.HRESET_n == 0);
85     vif.HSEL   <= 16'h0000;
86     vif.HADDR  <= 32'h0000_0000;
87     vif.HTRANS <= IDLE;
88     vif.HSIZE  <= BEAT_BYTE1;
89     vif.HBURST <= SINGLE;
90     vif.HWRITE <= READ;
91     vif.HWDATA <= 32'h0000_0000;
92     phase.drop_objection(this);
93   endtask : reset_phase
94
95   task  ahb_driver::ahb_master_driver_one_trans();
96     ahb_seq_item #(32,32)  temp_trans;
97
```


"agent/ahb/ahb_driver.sv" 329L, 11441C written


82,47 22%



File Edit View Search Terminal Tabs Help
eaching_sim
uvm_tb
svtb
uvm source
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g tests/
ahb_sramc_uvmtb_test_base.sv ahb_sramc_uvmtb_test_pkg.sv seqlib/
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g tests/
ahb_sramc_uvmtb_test_base.sv ahb_sramc_uvmtb_test_pkg.sv seqlib/
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/
ahb_agent_config.sv ahb_driver.sv ahb_monitor.sv ahb_seq_item.sv ahb_sequencer.sv
ahb_agent.sv ahb_if.sv ahb_pkg.sv ahb_seq.sv
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/ahb_se
ahb_seq_item.sv ahb_seq.sv ahb_sequencer.sv
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $g agent/ahb/ahb_seq.sv
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif> $cd tests/
'home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests
ahb_sramc_uvmtb_test_base.sv ahb_sramc_uvmtb_test_pkg.sv seqlib
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $ll
:otal 12
lrwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 seqlib
rw-rw-r-- 1 verwcj verwcj 927 Jul 23 16:49 ahb_sramc_uvmtb_test_pkg.sv
rw-rw-r-- 1 verwcj verwcj 2598 Jul 23 17:09 ahb_sramc_uvmtb_test_base.sv
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $cp -rf ahb_sramc_uvmtb_test_base.sv ahb_sramc_uvmtb_demo_test.sv
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $ll
:otal 16
lrwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 seqlib
rw-rw-r-- 1 verwcj verwcj 927 Jul 23 16:49 ahb_sramc_uvmtb_test_pkg.sv
rw-rw-r-- 1 verwcj verwcj 2598 Jul 23 17:09 ahb_sramc_uvmtb_test_base.sv
rw-rw-r-- 1 verwcj verwcj 2598 Jul 27 21:26 ahb_sramc_uvmtb_demo_test.sv
:verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $g ahb_sramc_uvmtb_demo_test.sv
0:55:31 / 1:47:45
护眼:关
x2倍速
高清



ahb_sramc_uvmtb_demo_test.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
48 m_env_config = ahb_sramc_uvmtb_env_config::type_id::create("m_env_config", this);
49 m_ahb_agent_config = ahb_agent_config::type_id::create("m_ahb_agent_config", this);
50
51 //void'(m_env_config.randomize());
52 uvm_config_db#(ahb_sramc_uvmtb_env_config)::set(this, "*", "m_env_config", m_env_config);
53 //void'(m_ahb_agent_config.randomize());
54 uvm_config_db#(ahb_agent_config)::set(this, "m_env.*", "m_ahb_agent_config", m_ahb_agent_config);
55
56 endfunction : build_phase
57
58
59 function void ahb_sramc_uvmtb_demo_test::connect_phase(uvm_phase phase);
60
61 endfunction : connect_phase
62
63 function void ahb_sramc_uvmtb_demo_test::end_of_elaboration_phase(uvm_phase phase);
64 uvm_top.print_topology();
65 `uvm_info(get_type_name(), $sformatf("Verbosity level is set to: %d", get_report_verbosity_level()), UVM_MEDIUM)
66 `uvm_info(get_type_name(), "Print all Factory overrides", UVM_MEDIUM)
67 factory.print();
68 endfunction : end_of_elaboration_phase
69
70
71 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
72
73 endtask : main_phase
74
75 `endif // ahb_sramc_uvmtb_demo_test_SV
76
~
~
-- VISUAL --
63,1 Bot
0:56:28 / 1:47:45
护眼 关
x2倍速
高清



ahb_sramc_uvmtb_demo_test.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_uvmtb_demo_test extends uvm_test;
24
25 `uvm_component_utils(ahb_sramc_uvmtb_demo_test)
26
27 extern function new(string name, uvm_component parent=null);
28 extern task main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test
31
32 function ahb_sramc_uvmtb_demo_test::new(string name, uvm_component parent=null);
33 super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
37 ahb_seq
38
39 endtask : main_phase
40
41 `endif // ahb_sramc_uvmtb_demo_test_SV
42
/\<ahb_sramc_uvmtb_demo_test\>
-- INSERT --
37,11 Bot
0:57:21 / 1:47:45
护眼 关
x2倍速
高清



ahb_sramc_uvmtb_demo_test.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_uvmtb_demo_test extends uvm_test;
24
25 `uvm_component_utils(ahb_sramc_uvmtb_demo_test)
26
27 extern function new(string name, uvm_component parent=null);
28 extern task main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test
31
32 function ahb_sramc_uvmtb_demo_test::new(string name, uvm_component parent=null);
33 super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
37 ahb_seq m_seq;
38 `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39 m_seq = ahb_seq::type_id::create("m_seq");
40 m_seq.start(m_env.m_ahb_agent.m_sequencer);
41
42 endtask : main_phase
43
44 `endif // ahb_sramc_uvmtb_demo_test_SV
45
:
1:00:59 / 1:47:45
护眼 关
x2倍速
高清



ahb_sramc_uvmtb_demo_test.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_uvmtb_demo_test extends uvm_test;
24
25 `uvm_component_utils(ahb_sramc_uvmtb_demo_test)
26
27 extern function new(string name, uvm_component parent=null);
28 extern task main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test
31
32 function ahb_sramc_uvmtb_demo_test::new(string name, uvm_component parent=null);
33 super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
37 ahb_seq m_seq;
38 `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39 phase.raise_objection(this);
40 m_seq = ahb_seq::type_id::create("m_seq");
41 m_seq.start(m_env.m_ahb_agent.m_sequencer);
42 phase.drop_objection(this);
43 endtask : main_phase
44
45 `endif // ahb_sramc_uvmtb_demo_test_SV
46
~
~
~
E492: Not an editor command: W!
42,3 Bot
1:02:34 / 1:47:45
[Makefile (~/keller_...
ahb_sramc_uvmtb_t...
ahb_seq_item.sv (~/...
ahb_driver.sv (~/kell...
ahb_master_driver.s...
护眼 关
x2倍速
高清


File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
uvm source
qiqiuyun.net - 要退出全屏，请按 Esc
UVM_WARNING : 0
UVM_ERROR : 0
UVM_FATAL : 0
** Report counts by id
[RNTST] 1
[UVMTOP] 1
[ahb_sramc_uvmtb_test_base] 2
$finish called from file "/qixin/eda/synopsys_6/vcsmx-2018.09/etc/uvm/base/uvm_root.svh", line 439.
$finish at simulation time 0
V C S S i m u l a t i o n R e p o r t
Time: 0 ps
CPU Time: 0.520 seconds; Data structure size: 0.5Mb
Thu Jul 27 21:25:37 2023
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $ll
total 1104
drwxr-xr-x 2 verwcj verwcj 4096 Jul 23 16:49 scripts
-rw-rw-r-- 1 verwcj verwcj 257 Jul 27 20:48 tb.f
-rwxr-xr-x 1 verwcj verwcj 697 Jul 27 20:53 Makefile
-rw-rw-r-- 1 verwcj verwcj 11511 Jul 27 21:25 vc_hdrs.h
-rwxrwxr-x 1 verwcj verwcj 996928 Jul 27 21:25 simv
drwxrwxr-x 6 verwcj verwcj 4096 Jul 27 21:25 csrc
drwxrwxr-x 4 verwcj verwcj 4096 Jul 27 21:25 simv.daidir
-rw-rw-r-- 1 verwcj verwcj 32501 Jul 27 21:25 comp.log
-rw-rw-r-- 1 verwcj verwcj 0 Jul 27 21:25 ucli.key
-rw-rw-r-- 1 verwcj verwcj 19862 Jul 27 21:25 ahb_top.fsdb
-rw-rw-r-- 1 verwcj verwcj 4767 Jul 27 21:25 ahb_sramc_uvmtb_test_base.log
-rw-rw-r-- 1 verwcj verwcj 34111 Jul 27 21:25 novas_dump.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ahb_sramc_uvmtb_test_base.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $make all TEST=ahb_sramc_uvmtb_demo_test
1:03:05 / 1:47:45
Makefile (~/keller_w...
ahb_sramc_uvmtb_t...
ahb_seq_item.sv (~/...
ahb_driver.sv (~/kell...
ahb_master_driver.s...
护眼 关
x2倍速
高清


ahb_sramc_uvmtb_demo_test.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_uvmtb_demo_test extends ahb_sramc_uvmtb_test_base;
24
25 `uvm_component_utils(ahb_sramc_uvmtb_demo_test)
26
27 extern function new(string name, uvm_component parent=null);
28 extern task main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test
31
32 function ahb_sramc_uvmtb_demo_test::new(string name, uvm_component parent=null);
33 super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
37 ahb_seq m_seq;
38 `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39 phase.raise_objection(this);
40 m_seq = ahb_seq::type_id::create("m_seq");
41 m_seq.start(m_env.m_ahb_agent.m_sequencer);
42 phase.drop_objection(this);
43 endtask : main_phase
44
45 `endif // ahb_sramc_uvmtb_demo_test_SV
46
~
~
~
:w
test
teaching_sim
Makefile (~/kelle...
ahb_sramc_uvmt...
ahb_seq_item.sv ...
ahb_driver.sv (~/...
ahb_master_driv...
ahb_seq.sv (~/kel...
ahb_sramc_uvmt...
ahb_sramc_uvmt...


ahb_sramc_uvmtb_demo_test.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_uvmtb_demo_test extends ahb_sramc_uvmtb_test_base;
24
25 `uvm_component_utils(ahb_sramc_uvmtb_demo_test)
26
27 extern function new(string name, uvm_component parent=null);
28 extern task main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test
31
32 function ahb_sramc_uvmtb_demo_test::new(string name, uvm_component parent=null);
33 super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
37 ahb_seq m_seq;
38 `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39 phase.raise_objection(this);
40 m_seq = ahb_seq::type_id::create("m_seq");
41 m_seq.start(m_env.m_ahb_agent.m_sequencer);
42 #10000;
43 phase.drop_objection(this);
44 endtask : main_phase
45
46 `endif // ahb_sramc_uvmtb_demo_test_SV
47
~
~
"ahb_sramc_uvmtb_demo_test.sv" 47L, 1490C written
42,2 Bot
17%
1:10:15 / 1:47:45
护眼: 关
x2倍速
高清



ahb_seq_item.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
ERROR = 2'b01,
RETRY = 2'b10,
SPLIT = 2'b11
} ahb_rsp_type_e;
class ahb_seq_item#(int HADDR_WIDTH=32, int HXDATA_WIDTH=32) extends uvm_sequence_item;
rand logic [HADDR_WIDTH-1:0] haddr;
rand ahb_trans_type_e trans;
rand ahb_op_type_e op;
rand ahb_beat_size_e size;
rand ahb_burst_type_e burst;
ahb_rsp_type_e resp[$];
logic [HADDR_WIDTH-1:0] beats_addr[$];
agent/ahb/ahb_seq_item.sv 69,13 30%
//---
rand int busy_cycle[$];
`uvm_object_utils_begin(ahb_seq_item)
`uvm_field_int(haddr, UVM_ALL_ON)
`uvm_field_enum(ahb_trans_type_e, trans, UVM_ALL_ON)
`uvm_field_enum(ahb_op_type_e, op, UVM_ALL_ON)
`uvm_field_enum(ahb_beat_size_e, size, UVM_ALL_ON)
`uvm_field_enum(ahb_burst_type_e, burst, UVM_ALL_ON)
`uvm_field_queue_enum(ahb_rsp_type_e, resp, UVM_ALL_ON)
`uvm_field_queue_int(beats_addr, UVM_ALL_ON)
`uvm_field_queue_int(hxdata, UVM_ALL_ON)
`uvm_field_int(beat_hxdata, UVM_ALL_ON)
`uvm_field_queue_int(busy_cycle, UVM_ALL_ON)
agent/ahb/ahb_seq_item.sv 97,1 50%
www.coreshinelearning.com
test
teaching_sim
Makefile (~/keller_w...
ahb_sramc_uvmtb_t...
ahb_seq_item.sv (~/...
ahb_driver.sv (~/kell...
ahb_seq.sv (~/keller...
ahb_sramc_uvmtb_...
ahb_sramc_uvmtb_...



ahb_seq_item.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
RETRY = 2'b10,
SPLIT = 2'b11
} ahb_rsp_type_e;
class ahb_seq_item#(int HADDR_WIDTH=32, int HXDATA_WIDTH=32) extends uvm_sequence_item;
rand logic [HADDR_WIDTH-1:0] haddr;
rand ahb_trans_type_e trans;
rand ahb_op_type_e op;
rand ahb_beat_size_e size;
rand ahb_burst_type_e burst;
ahb_rsp_type_e resp[$];
logic [HADDR_WIDTH-1:0] beats_addr[$];
agent/ahb/ahb_seq_item.sv 65,33 31%
`uvm_field_enum(ahb_trans_type_e, trans, UVM_ALL_ON)
`uvm_field_enum(ahb_op_type_e, op, UVM_ALL_ON)
`uvm_field_enum(ahb_beat_size_e, size, UVM_ALL_ON)
`uvm_field_enum(ahb_burst_type_e, burst, UVM_ALL_ON)
`uvm_field_queue_enum(ahb_rsp_type_e, resp, UVM_ALL_ON)
`uvm_field_queue_int(beats_addr, UVM_ALL_ON)
`uvm_field_queue_int(hxdata, UVM_ALL_ON)
`uvm_field_int(beat_hxdata, UVM_ALL_ON)
`uvm_field_queue_int(busy_cycle, UVM_ALL_ON)
`uvm_object_utils_end
agent/ahb/ahb_seq_item.sv 99,40 52%
test
teaching_sim
Makefile (~/keller_w...
ahb_sramc_uvmtb_t...
ahb_seq_item.sv (~/...
ahb_driver.sv (~/kell...
ahb_seq.sv (~/keller...
ahb_sramc_uvmtb_...
ahb_sramc_uvmtb_...


File Edit Tools Syntax Buffers Window UVM Verilog Help

```
124       while(vif.ahb_master_cb.HREADY_RESP !== 1) begin
125         @(vif.ahb_master_cb);
126       end
127       if(temp_trans.op == READ) begin
128         temp_trans.beat_hxdata = vif.ahb_master_cb.HRDATA;
129       end
130
131       temp_trans.resp[0] = ahb_rsp_type_e'(vif.ahb_master_cb.HRESP);
132       data_phase_sem.put(1);
133
134       `uvm_info(get_full_name(), $sformatf("ahb_master_driver dirver one ahb_seq_item: \n%s", temp_trans.sprint()), UVM_HIGH)
135       finished_split_ahb_beats.push_back(temp_trans);
136     end
137   endtask
138
139
140   task  ahb_driver::get_req();
141     ahb_seq_item #(32,32)  temp_trans;
142     forever begin
143       seq_item_port.get_next_item(temp_trans);
144       `uvm_info(get_full_name(), $sformatf("AHB master driver get one ahb trans: \n%s", temp_trans.sprint()), UVM_HIGH)
145       pending_trans.push_back(temp_trans);
146       seq_item_port.item_done();
147     end
148   endtask
149
150   task  ahb_driver::split_ahb_trans();
151     ahb_seq_item #(32,32)  temp_trans01;
152     ahb_seq_item #(32,32)  temp_trans02;
153     forever begin
154       if(pending_trans.size() > 0) begin
:
```

test | teaching_sim | Makefile (~/keller_w... | ahb_sramc_uvmtb_t... | ahb_seq_item.sv (~/... | ahb_driver.sv + (~/k... | ahb_seq.sv (~/keller... | [ahb_sramc_uvmtb_... | ahb_sramc_uvmtb_...


File Edit Tools Syntax Buffers Window UVM Verilog Help
205 ahb_seq_item #(32,32) merge_trans;
206 int burst_len = 0;
207 forever begin
208 if(finished_split_ahb_beats.size()>0) begin
209 temp_trans = finished_split_ahb_beats.pop_front();
210 if(temp_trans.trans == IDLE) begin
211 if(merge_trans != null) begin//must not == !null
212 `uvm_info(get_full_name(), $sformatf("AHB master driver Successfully merge one trans finished \n%s", merge_trans.sprint()), UVM_HIGH)
213 finished_trans.push_back(merge_trans);
214 merge_trans = null;
215 end
216 finished_trans.push_back(temp_trans);
217 `uvm_info(get_full_name(), $sformatf("AHB master driver Successfully merge one trans finished: \n%s", temp_trans.sprint()), UVM_HIGH)
218 end else if(temp_trans.trans == BUSY) begin
219 end else if(temp_trans.trans == NONSEQ) begin
220 //$display("[AHB_MST_DRV] @%0t: AHB master driver come into NONSEQ merge.", $time);
221 //temp_trans.print();
222 if(merge_trans != null) begin
223 `uvm_info(get_full_name(), $sformatf("AHB master driver Successfully merge one trans finished: \n%s", merge_trans.sprint()), UVM_HIGH)
224 merge_trans.print();
225 finished_trans.push_back(merge_trans);
226 merge_trans = null;
227 end
228 merge_trans = new();
229 merge_trans.haddr = temp_trans.haddr;
230 merge_trans.beats_addr.push_back(temp_trans.haddr);
231 merge_trans.hxdata.push_back(temp_trans.beat_hxdata);
232 merge_trans.trans = temp_trans.trans;
233 merge_trans.op = temp_trans.op ;
234 merge_trans.burst = temp_trans.burst;
235 merge_trans.size = temp_trans.size ;
/\<merge_trans\>
224,24 70%
1:29:45 / 1:47:45
护眼 关
x2倍速
高清


Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
10 all: comp run
11
12 comp:
13 vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
14 -f ../../rtl/rtl.f \
15 +incdir+../tb \
16 +incdir+../agent/ahb \
17 +incdir+../tests \
18 +incdir+../tests/seqlib \
19 +incdir+../env \
20 ../agent/ahb/ahb_pkg.sv \
21 ../agent/ahb/ahb_if.sv \
22 ../env/ahb_sramc_uvmtb_env_pkg.sv \
23 ../tests/ahb_sramc_uvmtb_test_pkg.sv \
24 ../tb/ahb_sramc_uvmtb_tb.sv \
25 -l comp.log
26
27 run:
28 ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
29
30 dve:
31 dve -vpd vcdplus.vpd&
32
33 clean:
34 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key
35
36 verdi:
37 verdi -ssf ahb_top.fsdb &
"Makefile" 37L, 732C written
37,26-27 Bot
1:45:00 / 1:47:45
护眼:关
x2倍速
高清


Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
10 all: comp run
11
12 comp:
13 vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
14 -f ../../rtl/rtl.f \
15 +incdir+../tb \
16 +incdir+../agent/ahb \
17 +incdir+../tests \
18 +incdir+../tests/seqlib \
19 +incdir+../env \
20 ../agent/ahb/ahb_pkg.sv \
21 ../agent/ahb/ahb_if.sv \
22 ../env/ahb_sramc_uvmtb_env_pkg.sv \
23 ../tests/ahb_sramc_uvmtb_test_pkg.sv \
24 ../tb/ahb_sramc_uvmtb_tb.sv \
25 -l comp.log -kdb
26
27 run:
28 ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
29
30 dve:
31 dve -vpd vcdplus.vpd&
32
33 clean:
34 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key
35
36 verdi:
37 verdi -ssf ahb_top.fsdb &
"Makefile" 37L, 737C written
25,18 Bot
test
teaching_sim
Makefile (~/kelle...
ahb_sramc_uvmt...
ahb_seq_item.sv ...
ahb_driver.sv (~/...
ahb_seq.sv (~/kel...
[ahb_sramc_uvm...
ahb_sramc_uvmt...
<Verdi:nTraceMai...